







**REPORT  
SAMPLE**

# Fan-Out Wafer Level Packaging Patent Landscape Analysis

November 2016





# TABLE OF CONTENT

## INTRODUCTION **5**

- Definitions
- Scope of the report
- Key features of the report
- Objectives of the reports
- Methodology

## MARKET TRENDS **21**

## NOTEWORTHY NEWS **24**

## EXECUTIVE SUMMARY **27**

## PATENT LANDSCAPE OVERVIEW **42**

- Time evolution of patent applications
- Major offices of patent applications
- Time evolution of patent applications by country
- Main patent assignees
- Industry supply-chain
- Technology history
- Time evolution of main patent assignees
- Acceleration of main patent assignees
- Countries of priority patents for patent assignees
- Countries of patent filings for patent assignees
- Legal status of patents for main patent assignees
- Remaining lifetime of granted patents
- Geographic map of granted patents and pending patent applications
- Countries of granted patents and pending patent applications for main patent assignees

- IP collaboration network
- Main patent transactions
- Licensing agreements
- IP competitors dependency by patent citations
- Most cited patents
- Granted patents near expiration date

## IP POSITION OF MAIN PATENT ASSIGNEES **71**

- IP specialization degree
- Prior art strength index
- IP leadership
- IP blocking potential
- IP enforcement potential
- The best IP positions
- Summary of patent portfolios
- Comparison of patent portfolios of the main IDMs, Foundries and OSATs

## PATENT LITIGATIONS **83**

## PATENT SEGMENTATION **85**

For each segment: Number of patents, Time evolution of patent publications and main patent assignees, Matrix of patent assignees vs. technical segments, Matrix of technology vs. process steps/technical challenges/architecture, Matrix of main patent applicants vs. technical segments

## TECHNICAL CHALLENGES **94**

- Solutions found in patents to solve warpage and die shift issues

## IP PROFILE OF KEY PLAYERS **132**

Infineon, NXP/Freescale, STATS ChipPAC, TSMC, ASE, Deca Technologies, Nepes, Nanium, SPIL, Amkor, Powertech Technology, Intel, STMicroelectronics, Samsung, NCAP, WiLAN, 3D PLUS, Apple.


Each IP profile includes: time evolution of patent applications, world map of granted patents and pending patent applications, key features and strength of patent portfolio.

## CONCLUSION **218**

# INTRODUCTION

## Scope of the report (1/2)

REPORT  
SAMPLE



### Dies embedded in laminated materials

This type of package, also known as «embedded die» package is based on PCB manufacturing capability and therefore is not in the same category as Fan-Out technologies using molding compound: Resolution is lower (L/S of 10um or higher), type of tools used are different, most of actors are different (more substrate makers than OSATs or IDMs) and end-markets are different with more simple applications targeted.

### Mold compound embedding on top of advanced-substrate (PCB type) solution (standard or coreless)

This type of package can also be considered as a Flip-Chip CSP. In the same way as dies embedded in laminated materials, Knowmade is not focusing this report on this type of technology because the resolution achieved and the end-markets targeted are different.

**Scope of this report**  
**Fan-Out Wafer Level Packaging (FOWLP)**

# INTRODUCTION


## Scope of the report (2/2)

- This report provides a detailed picture of the patent landscape for **Fan-Out wafer level packaging (FOWLP)**. All patents related to Fan-Out packaging were considered: chip-first, chip-last, face-down, face-up, single chip, multi-chip module, system-in-package (SiP), package-on-package (PoP), face-to-face package (F2F), stacked dies ...
- This report covers **patents published worldwide** up to **September 2016**. We have selected and analyzed more than **3,160 patents and patent applications** grouped in more than **1,260 patent families** relevant to the scope of this report.

### Included in the report


- *Patents related to “Fan-Out” solutions that are embedding dies in a mold compound and are not using laminated advanced substrate for the redistribution layers (RDL).*

**eWLB** (Infineon, Nanium, STATS ChipPAC, ASE ...), **RCP** (Freescale/NXP, Nepes ...), **InFO** (TSMC), **SWIFT & SLIM** (Amkore), **NTI/SLIT** (SPIL/Xilinx), **M-Series** (Deca, ASE), **CHIEFS & CLIP** (PTI), **WDoD** (3D PLUS), etc...



### Not included in the report

- *Patents related to “Fan-Out” solutions that are embedding dies in laminated materials.*
- *Patents related to “Fan-Out” solutions where the mold compound embedding is on the top of advanced-substrate (PCB type), standard or coreless.*
- *Patent related to “Fan-Out” solutions that are using other design of package.*





# INTRODUCTION

## Key features of the report (1/2)

- The report provides **essential patent data** for **Fan-Out wafer level packaging** (chip-first, chip-last, face-down, face-up, single chip, multi-chip module, SiP, PoP, etc...).
- It provides **in-depth patent analyses** of **key technologies** and **key players** including:
  - **IP trends** including time evolutions and countries of patent filings.
  - Current **legal status** of patents.
  - **Ranking** of main patent applicants.
  - **IP collaborations**, joint developments and licensing agreements.
  - **IP position** of key players and **relative strength** of their patent portfolios.
  - **Segmentation** of patents by **technology solution** (chip-first/face-down, chip-first/face-up, chip-last), **process steps** (die placement, molding, planarization, RDL ...), **architecture** (multi-chip module, PoP, SiP, face-to-face package ...), **technical challenge** (warpage, die shift).
  - Matrix showing patent applicants and their **patented technologies**.
  - Technical solutions found in patents for **warpage** and **die-shift** issues.
- The “Fan-Out” **IP profiles of 18 key companies** is presented, including countries of filings, legal status of patents, patented technologies, prior-art strength index, IP blocking potential, partnerships and IP strategy: *Infineon, NXP/Freescale, STATS ChipPAC, TSMC, ASE, Deca Technologies, Nepes, Nanium, SPIL, Amkor, Powertech Technology, Intel, STMicroelectronics, Samsung, NCAP, WiLAN, 3D PLUS, Apple*



# INTRODUCTION

## Key features of the report (2/2)

- The report also provides an extensive **Excel database** with **all patents** analyzed in the report (3,100+ patents), including technology segmentation.
- This **useful patent database** allows multi-criteria searches, including:
  - Patent publication number
  - Hyperlinks to the original documents
  - Priority date
  - Title
  - Abstract
  - Patent assignees
  - Technical segmentation (chip-first/face-down, chip-first/face-up, chip-last, die placement, molding, planarization, RDL ... multi-chip module, PoP, SiP, face-to-face package ... warpage, die shift).
  - Legal status for each member of the patent family
- **Disclaimer**: This report **does not provide** any insight analyses or counsel regarding **legal aspects** or the **validity** of any individual patent. KNOWMADE is a research firm that provides technical analysis and technical opinions. KNOWMADE is not a law firm. The research, technical analysis and/or work proposed or provided by KNOWMADE and contained herein is not a legal opinion and should not be construed as such.

# INTRODUCTION

## Objectives of the report

---

### Understand the competitive environment from technology and patent perspective


- ✓ Understand technology & market from a patent perspective.
- ✓ Understand the patent landscape.
- ✓ Identify risks & opportunities.
- ✓ Comprehend key trends in IP and technology development.
- ✓ List the major players and the relative strength of their patent portfolio.
- ✓ Name new players.
- ✓ Identify IP collaboration networks between key players (industrial and academic).
- ✓ Position key players within the value chain and understand their strategic decisions.
- ✓ Understand the competitive landscape, your current and future competitors.
- ✓ Understand your competitors' strategic direction and future product offerings.
- ✓ Determine your competitors' strengths and weaknesses.
- ✓ Identify current legal status of patented technologies.
- ✓ Identify key patents by assignees and technology.
- ✓ Identify blocking and valuable patents.
- ✓ Overview of past and current litigations and licensing agreements.
- ✓ Avoid patent infringement.
- ✓ Appreciate the link between the patent landscape and market evolutions.
- ✓ Discover new markets & technology directions.
- ✓ Identify untapped areas and opportunities to direct R&D and patenting activity.

# MARKET TRENDS (1/2)

**Fan-Out wafer level packaging (FOWLP)** began volume commercialization in 2009/2010 with initial push by Intel Mobile. Start was promising but limited to a narrow range of applications – essentially single die packages for cell phone baseband chips – and few customers. Later on, in 2012, big fab-less wireless/mobile players started slowly to require volume production after qualifying the technology for larger scope of applications including RF, Audio Codec, PMIC/PMU and more ... And this growth was confirmed among time with a market size of around **US\$244 million in 2015** (“Fan-out: Technology & Market Trends 2016” report, Yole Développement, August 2016).

**2016 is a turning point** for the Fan-Out market since **Apple** and **TSMC** changed the game and may create a trend of acceptance of Fan-Out packages. Today, with **Apple** and its A10 processor using the **InFO-PoP** technology of **TSMC**, the market explodes. According to Yole Développement, the fan-out activity revenues forecast should reach about **US\$2.5billion in 2021**, with 80% growth between 2015 and 2017. The Apple getting involved will clearly bring more and more interest to the fan-out platform. Following high volume adoption of InFO and further development of eWLB technology, a wave of new players and FOWLP technologies may enter the market.

**Fan-Out activity revenues forecast (M\$)  
Breakdown by Fan-Out market type**



Source: Yole Développement (“Fan-out: Technology & Market Trends 2016” report, August 2016)


# PATENT LANDSCAPE OVERVIEW

Time evolution of patent applications for FOWLP

**REPORT  
SAMPLE**

## Patent activity in the field of fan-out wafer level packaging

3,160+ patents (1,260+ patent families\*), including 1,600+ granted patents and 1,200+ pending patent applications



\* A patent family is a set of patents filed in multiple countries by a common inventor(s) to protect a single invention.


Note: Due to the delay between the filing of patents and the publications by patent offices, usually 18 months, the data corresponding to the year 2015 and 2016 may not be complete since most patents filed during these years are not published yet.

# PATENT LANDSCAPE OVERVIEW

Time evolution of patent applications split by countries

**REPORT  
SAMPLE**

**Time evolution of countries of patent filings  
in the field of fan-out wafer level packaging**



- The **USA** is the **first country** of patent filings since the beginning of patenting activity in FOWLWP field.
- **Decrease** of the share of **European** filings since mid-2000s.
- **Increase** of patent filings in **Asia** since 2010, especially in China.

*Note: Europe includes patents filed in European countries and patents for which the European procedure was the filed document (EP patents). The European applications (EP patents) may hide countries that are not yet published.*


# PATENT LANDSCAPE OVERVIEW

## Main patent applicants for FOWLP

**REPORT  
SAMPLE**

**Ranking of main patent applicants involved in fan-out wafer level packaging (according to the number of their patent families\*)**

Knowmade © 2016



- 100+ play
- The top-3
- The main
- NCAP, Nep
- Nanium d
- R&D Labs
- Note the p

\* A patent family is a set of patents filed in multiple countries by a common inventor(s) to protect a single invention.

- Industrials
- R&D Labs
- Patent licensing companies

Other patent applicants: Avag, Avago Technologies, ITRI, Medtronic, Micron, Texas Instrument, Unimicron, Camtek, Semiconductor, Gene, Foundries, Hitachi, Intel, Intel Products, Micron, Philips, Sharp, Sony, Xencor, Xilinx, Xintec ...



# PATENT LANDSCAPE OVERVIEW

Number of patents and corresponding legal status for main patent assignees in FOWLP field

**REPORT  
SAMPLE**

Patent Assignees	FOWLP patent portfolio					
	Number of Patent Families	Patents	Granted patents	Pending patent applications	Expired patents	Rejected or abandoned patents
		499	203	288	0	8
		560	316	221	0	23
		408	203	167	0	38
		234	84	130	0	20
		152	96	34	0	22
		150	104	23	5	18
		126	91	10	0	25
		117	56	28	0	33
		130	56	57	0	17
		32	8	24	0	0
		55	31	16	0	8
		35	25	5	0	5
		38	24	7	0	7
		29	22	5	0	2
		22	5	17	0	0
		49	23	24	0	2
		37	31	3	0	3
		29	11	17	0	1
		17	4	13	0	0
		52	23	5	0	24
		43	28	14	0	1
		20	2	18	0	0
		8	7	1	0	0
		52	36	5	0	11
		19	5	14	0	0
		14	11	0	0	3
		13	7	2	0	4
		8	5	2	0	1
		5	0	5	0	0


A patent family is a set of patents filed in multiple countries to protect a single invention by a common inventor(s). A first application is made in one country – the priority country – and is then extended to other countries.

- **Intellectual Property Development** has the higher number of granted patents (203/288/33%) and it has still a lot of patent applications in pipeline.
- **Intellectual Property Development** started its patenting activity more recently, but it has already a significant number of granted patents (203/288/33%).
- **Intellectual Property Development** started its patenting activity in mid-2000s and it has increased its patenting activity since 2010, resulting in 1000 patents in progress stage (mainly in China and Korea).
- **Intellectual Property Development** and **Intellectual Property Development** have a noticeable part of their patent applications which are abandoned or refused by the patent office.

# PATENT LANDSCAPE OVERVIEW

Remaining lifetime of granted patents for main patent assignees in FOWLP field

**REPORT  
SAMPLE**



- [Redacted] have the best [Redacted] [Redacted] a **large** [Redacted] [Redacted] 100+ and 300+ [Redacted] [Redacted] with a **long** [Redacted] [Redacted] of their granted patents [Redacted] [Redacted] (respectively).
- The remaining lifetime of enforceable patents [Redacted] by [Redacted] [Redacted] from [Redacted] [Redacted] only 8.8 years on average, [Redacted] the [Redacted] of [Redacted] patent licensing [Redacted] [Redacted] [Redacted] before their [Redacted].

\* The remaining lifetime is based on the expected expiration date. The lifetime of a patent is typically limited at 20-years, calculated from the filing date, as long as the maintenance fees are paid. The expected expiration date is dependent on the accuracy and timeliness of the information provided by the patent offices.


# PATENT LANDSCAPE OVERVIEW

Geographic map of granted patents and pending patent applications in FOWLP field

**REPORT  
SAMPLE**

Number of patent families\* containing pending patent applications or granted patents in the corresponding country.

\* A patent family is a set of patents filed in multiple countries by a common inventor(s) to protect a single invention.



# PATENT LANDSCAPE OVERVIEW

Countries of granted patents and pending patent applications for main patent assignees in FOWLP field

**REPORT  
SAMPLE**

Patent Applicants	Number of patent families	Number of patent families containing granted patents in the corresponding country							Number of patent families containing pending patent applications in the corresponding country							
		USA	Europe	Japan	Korea	China	Taiwan	Singapore	USA	Europe	Japan	Korea	China	Taiwan	Singapore	PCT (WO)
			1	1	28				106	36						
					6				60							
			43		2				36	85						
									34							
			3	2	1				23	2	4					
					45				14	1	1					
									3							
			1	2	18				8	2						
			11	1	2				20	14	4					
									1							
					22				6	2						
									4							
									3							
				6					2							
										1						
									5	6						
			8	2	2	3	2			1						
			1						4	8						
									7	4						
			8	4			1			5	3					
			2		2	2	5									
									3	1	5					
							7									
							2	4								
 MediaTek	6						1	1		4	4					
 North Star (WiLAN)	6						2	1								
 Fraunhofer	5		2								1					
 Powertech Technology	5				1	1	2		1							
 SMIC	5															



- [Redacted] main patent [Redacted] Singapore with [Redacted] enforceable [Redacted]
- [Redacted] currently the [Redacted] in terms of [Redacted]
- [Redacted] enforceable [Redacted] 50 patented [Redacted] the main [Redacted] patent [Redacted] TS ChipPAC [Redacted]
- [Redacted] of granted [Redacted] USA, but the [Redacted] applications [Redacted] on FOWLP [Redacted]
- [Redacted] a significant [Redacted] Korea, have [Redacted] filings in [Redacted]
- [Redacted] have a [Redacted] patents in [Redacted]
- [Redacted] Innovations [Redacted] required from [Redacted] enforceable in [Redacted]

# PATENT LANDSCAPE OVERVIEW

## IP collaboration network in FOWLP field

**REPORT  
SAMPLE**


- Number in black on each link between patent assignees is the **number of co-assigned patent families** in the data set of the study.
- Number up right to each bubble is the number of patent families for this applicant in the data set of the study. Bubble size is proportional to the number of patent families selected for the study.



# PATENT LANDSCAPE OVERVIEW

## Licensing agreements

REPORT  
SAMPLE



# PATENT LANDSCAPE OVERVIEW


Most cited patents in FOWLP field



Patent number	Patent assignee	Title	PDF	Current legal status	Number of forward citations	Application date (YYYY-MM-DD)	Age from application date (Year)	Average number of forward citations / Year
498	(patent right reserved by Lockheed)	Meth...	<a href="#">Open</a>	Expired	724	7-09	23.3	31.1
193	E...	Single...	<a href="#">Open</a>	Expired	457	5-20	20.4	22.4
469		Direct...	<a href="#">Open</a>	Granted	345	1-12	16.9	20.4
033	(patent right reserved by Lockheed)	Embe...	<a href="#">Open</a>	Expired	369	5-20	22.3	16.5
938	Sa...	Wafer...	<a href="#">Open</a>	Granted	235	7-18	14.2	16.5
303		Meth...	<a href="#">Open</a>	Granted	103	5-09	7.3	14.0
389	(patent right reserved by North Star)	Electr...	<a href="#">Open</a>	Granted	114	2-20	8.8	12.9
034		Semic bump...	<a href="#">Open</a>	Granted	94	5-26	7.3	12.9
767	E...	Single...	<a href="#">Open</a>	Expired	202	5-29	18.3	11.0
374		Semic and m...	<a href="#">Open</a>	Granted	67	4-02	6.5	10.3
U54156		Semic...	<a href="#">Open</a>	Abandoned	52	5-29	5.3	9.8
936		Semic FO-W...	<a href="#">Open</a>	Granted	34	3-15	3.6	9.5
552	Sa...	Chip subst...	<a href="#">Open</a>	Granted	151	1-12	16.8	9.0
975		Flip-cl...	<a href="#">Open</a>	Granted	68	2-12	7.7	8.9
295		Semic...	<a href="#">Open</a>	Granted	61	1-10	6.9	8.8
065	E...	Stack...	<a href="#">Open</a>	Granted	59	2-22	6.8	8.7
212		System...	<a href="#">Open</a>	Granted	75	2-26	8.8	8.5
392		Semic semic...	<a href="#">Open</a>	Granted	53	5-14	6.4	8.3
703	Sa...	Semic manu...	<a href="#">Open</a>	Granted	68	4-16	8.5	8.0
466		Wafer...	<a href="#">Open</a>	Granted	55	1-19	6.9	8.0

# IP POSITION OF KEY PLAYERS

Degree of IP specialization in FOWLP field



The degree of IP specialization of a company represents the percentage of patents filed in a specific field over the whole patent portfolio of the company. It is an indicator of the patenting activity on a specific field.

- Many technologies used but with the highest degree of IP specialization in FOWLP. Most of the patents are dedicated to bonded wirebond packaging.
- Key companies such as Samsung, TSMC, Infineon, STMicroelectronics cover a wide range of technologies in their patent portfolio but they have a very low degree of specialization.

# IP POSITION OF KEY PLAYERS

## Prior art strength index



Patent Applicants	Number of patent families on FOWLP	Number of citing patent families			Relative Impact Factor of the patent portfolio (**)			Prior Art Strength Index of the patent portfolio (***)			Main citing player
		All citations	% of internal citations (*) (FOWLP)	% of external citations (*) (out of FOWLP)	R.I.F in all technology fields	R.I.F in FOWLP	R.I.F out of FOWLP	P.A.S.I in all technology fields	P.A.S.I in FOWLP	P.A.S.I out of FOWLP	
		335			0.5	1.1	0.4	81			cs, Intel
		1407			2.1	3.4	1.9	339			s, SPIL
		950			1.5	2.8	1.3	229			escale, Intel, SPIL
		161			0.4	0.8	0.3	39			
		328			0.8	1.6	0.7	79			
		432			1.2	1.9	1.0	104			oadcom
		516			1.7	2.1	1.6	124			Amkor
		714			3.2	2.6	3.4	172			Tessera
		555			3.8	6.6	3.3	134			
		3			0.0	0.1	0.0	1			
		66			0.6	1.5	0.4	16			
		135			1.3	3.5	0.9	33			alcomm
		114			1.4	4.2	0.9	27			
		19			0.3	1.0	0.1	5			
		69			1.0	0.8	1.0	17			ectro Mechanics
		55			1.1	4.7	0.4	13			
		226			4.5	5.8	4.3	54			
		33			0.7	0.4	0.7	8			onics
		2			0.1	0.0	0.1	0			tor
		32			1.0	2.0	0.8	8			E Magnetics, CEA
		237			7.1	18.4	5.1	57			
		1			0.0	0.2	0.0	0			
		10			0.3	0.8	0.2	2			PIL, Mediatek
		211			7.3	5.9	7.5	51			TSMC, Tessera
		72			2.9	3.4	2.8	17			
		123			4.9	7.1	4.5	30			
		67			3.2	4.4	3.0	16			gy, STATS ChipPAC
		7			0.3	0.9	0.2	2			
		0			0.0	0.0	0.0	0			
		21			1.3	2.0	1.1	5			
		52			3.1	2.8	3.2	13			Univ. of Illinois, Fujitsu, Sumitomo Bakelite
CEA	3	9			0.7	2.6	0.4	2			Deca Technologies, Fujitsu, Infineon
Hana Micron	3	2			0.2	0.5	0.1	0			Amkor
Niko Semiconductor	3	0			0.0	0.0	0.0	0			-
Seoul National University (SNU)	3	0			0.0	0.0	0.0	0			-

The **prior art strength index** is based on the number of **different patent families** citing the patent portfolio. It indicates the **impact of the patents on the prior art** compared to other patents.

(\*) **Internal citations** refer to citations coming from the corpus of patents selected for the study. **External citations** refer to citations coming from patents not selected for the study.

(\*\*) A **relative impact factor** (R.I.F) of 2 indicates that the patent portfolio is cited by two times more different patent families than the average of the corpus selected for the study. In other terms, the patent portfolio has two times more impact than the average.


(\*\*\*) **Prior Art Strength Index** = Relative Impact Factor multiplied by the number of patent families.



# IP POSITION OF KEY PLAYERS

## IP leadership in FOWLP field

**REPORT  
SAMPLE**




*The more the patent applicant combines a high number of granted patents with a high number of pending patent applications, the more its IP leadership is high.*

- FOWLP patent holder with a high number of pending patent applications
- challenger with a high number of pending patent applications and numerous granted patents could reshape the patent landscape once its patent expires

# IP POSITION OF KEY PLAYERS

## IP blocking potential in FOWLP field

**REPORT  
SAMPLE**



higher IP landscape. Its received patent has the inventions


The more the number of forward citations from different patent applicants is high, the more the capacity to hamper the other firms' attempts to patent a related invention is important. Note, however, that the identification of a "blocking patent" requires an in-depth specific analysis of each patents.

# IP POSITION OF KEY PLAYERS

Potential future plaintiffs in FOWLP field

**REPORT  
SAMPLE**

## Potential future plaintiffs in FOWLP














*The more the patent applicant combines a high propensity to litigate its US patents (all sectors) with a high number of granted patents on fan-out wafer level packaging, the more its IP enforcement potential in the FOWLP field is high. The more the IP enforcement potential is high, the more the risk to see the patent applicant becoming a future plaintiff in the FOWLP field is important.*

- [Redacted] high IP enforcement [Redacted] have a propensity to [Redacted] (all sectors) with a lot of [Redacted] wafer level packaging [Redacted]
- [Redacted] have a noticeable IP [Redacted] combines a noticeable [Redacted] (all sectors) with a [Redacted] fan-out wafer level [Redacted] 100+ in USA). [Redacted] its US patents as [Redacted] numerous enforceable [Redacted] packaging (310+ grants, [Redacted]
- [Redacted] enforcement potential. The [Redacted] enforceable patents in [Redacted] grants, including 20+ [Redacted] propensity to litigate its US [Redacted]
- [Redacted] Polaris Innovations [Redacted] acquired in 2015 from [Redacted] years.

# IP POSITION OF KEY PLAYERS

The best IP positions in FOWLP patent landscape

**REPORT  
SAMPLE**

	Broad geographic coverage	High number of granted patents	Long remaining lifetime of granted patents	High number of pending patent application	High IP leadership	High prior art strength index	High IP blocking potential	High IP enforcement potential
Large patent portfolio								
Significant patent portfolio								
Medium patent portfolio								
Small patent portfolio								




# IP POSITION OF KEY PLAYERS


Comparison of FOWLP patent portfolios held by the main IDM, Foundries and OSATs

**REPORT  
SAMPLE**

## IDMs and Foundries



## OSATs



OSAT: Outsource Semiconductor Assembly and Test  
IDMs: Integrated Device Manufacturers

# PATENT LITIGATIONS

The situation could rapidly change due to the market adoption

**REPORT  
SAMPLE**

**Not yet litigation cases in Fan-Out wafer level packaging, but this could change in near future.**



In a **patent infringement** action, the **potential sales volume plays a major role** for assessing the damage award. The choice of **Apple** to adopt the FOWLP platform (**TSMC InFO-PoP**) for its A10 APE (iPhone 7) and the presence of **patent licensing companies (WiLAN)** in the patent landscape, are **tangible signs of the market explodes.**

## Market adoption:

Fan-Out wafer level packaging (FOWLP) is a leading edge technology that is expected to reach more than 240 millions dollars, and it is expected to be a major driver of the growth of the FOWLP market. According to the "Market Trends 2016" report, Yole Développement estimates that the FOWLP market will reach 240 million units by 2020, with high IO counts. Market growth will be driven by high IO applications, particularly in mobile devices, by many OSATs, IDMs, and four major players: TSMC, Intel, Samsung, and Freescale. ChipPAC. Numerous patent holders are active in this space. As the market moves to a competitive mode, a strict

## Patent licensing companies:

**WiLAN**, a Round Rock Research and Tessa Technologies. The company began litigating in more than 50 active cases including. In June of 2015, WiLAN acquired patent assets related to Fan-Out wafer level packaging (FOWLP) from Freescale Semiconductors.

# PATENT SEGMENTATION

Number of patents, time evolution of patent publications and main patent assignees

**REPORT  
SAMPLE**

Segments		Number of patent families	Percent of patent families	Dynamics of patent publications (2005-2015)	Main patent assignees
Technology	Chip-first				Infineon, SPIL, NXP/Freescale
	Chip-first Face-down				NXP/Freescale, SPIL
	Chip-first Face-up				
	Chip-last				
Architecture	Multi-chip module (MCM)				
					SPIL
					g, SPIL
	Through molding vias (TMV)				TSMC
Process steps					
	Redistribution layers (RDL)				Amkor
	Foundry BEOL				
Technical challenges	Die shift				
	Warpage				Amkor, TSMC

# PATENT SEGMENTATION

## Matrix of patent assignees vs. technical segments

**REPORT SAMPLE**

Patent Assignees	Number of patent families	TECHNOLOGY				ARCHITECTURE						PROCESS STEPS					TECHNICAL CHALLENGES	
		Chip-first	Chip-first Face-down	Chip-first Face-up	Chip-last	MCM (multi-chip module)	PoP (package-on-package)	SiP (system-in-package)	F2F (face-to-face package)	Stacked dies	TMV (through molding via)	Die placement	Molding	Planarization	RDL	Foundry BEOL	Die shift	Warpage
TOTAL	1263	1059	654	309	118	131	274	26	33	70	139				183	24	58	136
		159	11			17					20				28	7	5	18
		141	112			33					23				44		7	20
		140	96			13					16				19	5	2	3
		93	63			6					11				1		23	24
		92	80			16					6				14	1	5	7
		44	28			9					20				25	7		15
		45	41			3					13				18			5
		41	30			10					6				12		1	11
		32	30			3					3				5		3	3
		31	16			4												10
		20	20			2					3							5
		22	16			1					7				1			4
		17	10															
		18	14			6											1	
		16	6								3				1			2
		11	3								3				3		2	1
		10	6												4	1		1
		10	7			2									5	3		
		6	2			3												
		8	8			1											1	
		5																1
		8																
		4	3														3	
		2																2
		3	1															
		6	6			2												
		5	1															
		4																
		5	3															
		4	3			1					2							1
		4	1														1	1
CEA	3	3	3								2							
Hana Micron	3	2	2			1												
Niko Semiconductor	3	3	2															
Seoul National University (SNU)	3	2	2															3

The numbers represent the number of patent families

- This portfolio of on-chip-FO-PoP technical segments.
- This portfolio of segments on warpage.
- This portfolio of market segments and many other technical segments.

# PATENT SEGMENTATION

Matrix of technology vs. process steps/technical challenges/architecture

**REPORT SAMPLE**


The numbers represent the number of patent families

		PROCESS STEPS					TECHNICAL CHALLENGES		ARCHITECTURE					
		Die placement	Molding	Planarization	RDL	Foundry BEOL	Die shift	Warpage	MCM (multi-chip module)	PoP (package-on-package)	SIP (system-in-package)	F2F (face-to-face package)	Stacked dies	TMV (through molding via)
TECHNOLOGY	Chip-first Face-down					2				154				
	Chip-first Face-up	15	16	6	19	5				87				
	Chip-last	0	0	0	20	17				24				


White space

The most of FO-POP patents are mainly chip-first solution

82 (Qualcomm, 2015)  
The process flow may include BEOL processes



52 (TSMC, 2014)  
The metal layers may be formed using a dual-damascene process

















# PATENT SEGMENTATION

Matrix of main patent applicants vs. technical segments

**REPORT  
SAMPLE**



		ARCHITECTURE					
		MCM (multi-chip module)	PoP (package-on-package)	SiP (system-in-package)	F2F (face-to-face package)	Stacked dies	TMV (through molding via)
TECHNOLOGY	Chip-first Face-down						
	Chip-first Face-up						
	Chip-last						

# WARPAGE

## Warpage issue for Fan-Out packaging

**Warpage remains a major challenge for Fan-Out, and it will be even more critical with panels.**

In the case of FOWLP, wafer can bend and bow due to mechanical stress during mold curing and debonding of the reconstituted wafer. Warpage leads to complications or the impossibility of following process steps once the wafer is bent due non-uniformity of the substrate (alignment issues, non-uniformity of depositions, etc...) which can result in yield loss. It creates stress on dies, which can damage them, and also can damage adhesive after RDL.



Source: Akrometrix

The encapsulation layer has a thermal expansion coefficient (CTE) higher than those of other constituents is formed on both lateral sides and upper sides of the dies, thus the die package warps, thereby deteriorating the reliability of the die package.

Warpage is a big challenge. The epoxy mold wafers can be warped after curing, and the size and shape of the warpage can change for different shapes and density of the embedded die. In an effort to reduce cost and package height, the thickness of the substrate reduces too, although this tends to make the wafer less stiff and therefore flatten under gravity.



# WARPAGE

## Technical solutions found in patent to solve warpage issue for Fan-Out packaging

More than [redacted] patent families are related to the warpage issue for Fan-Out wafer level packaging.

- [redacted] inventions claim a solution to solve the warpage issue in chip-first face-down configuration. The main patent applicants are [redacted]
- [redacted] inventions claim a solution to solve the warpage issue in chip-first face-up configuration. The main patent applicants are [redacted]
- 10+ inventions claim a solution to solve the warpage issue in chip-last configuration. The main patent applicants are [redacted]

### Technical solutions found in patents (more details in the next pages):

- Use of hard wafer carrier such as silicon, metal ([redacted]), glass (TSMC) or ceramics ([redacted])
- Use of a stress relief layer (STATS ChipPAC, [redacted])
- Use of a thermally conductive sheet ([redacted])
- Use of embedded units (NXP/Freescale, [redacted])
- Use of a recessed portions in the mold compound (SPIL, [redacted]) or in the interconnect surface (NXP/Freescale)
- Use of a pressure member on the encapsulant ([redacted])
- Better mold compound material formulation to reduce stress during deposition and RDL manufacturing ([redacted]).
- Improved lithography (better equipment) to take warpage into account while processing.
- Improvement of monitoring to better enhance the process.



# WARPAGE


## Technical solutions found in patent to solve warpage issue for Fan-Out packaging

REPORT  
SAMPLE


### ❖ Use of embedded units



Freescale/NXP proposes a **embedded ground plane (EGP)** build into a panel assembly. More than 20 patent families refer to the embedded ground plane, and at least **4 patent families mention the EPG as a solution to solve the warpage issue** ( [redacted] )



The **EGP**, typically fabricated from copper, is used to control warpage of the panel assembly, but also the die shift and can also be used to provide a single routing option for ground in a finished semiconductor package.



A **warp compensation sheet (WCS)** which laterally surrounds individual devices **30** in encapsulation.

WCS [redacted] 45 that [redacted] lateral edge [redacted] 46 of wind [redacted] may also exte [redacted] If co [redacted] CS 40, then [redacted] 30 and enca [redacted]

[redacted] 1 (filed in 2006, granted since 2014)  
Counterparts in Taiwan, Korea and Japan




# DIE SHIFT

## Die shift issue for **chip-first** Fan-Out packaging

**Die shift during molding and mold curing is one of the major processing hurdles in chip-first FOWLP processes. It limits pitch capability and yield.**


Die shift is an unwanted movement of the chip after placing it on the carrier and depositing the molding. It results from shrinkage of the mold during curing. It can go up to several tens of microns. The consequence of die shift is an inaccurate alignments of die pads of reconfigured wafers which can cause yield losses. In case of multi-components FOWLP there can be die shifts in different directions within the same package. This is a critical issue which limits integration capability.



■ Mold compound shrinks when curing

■ Known Good Dies shift as a result

Source: Yole Développement



Source: A\*Star

The thermal release tape is flexible. During a molding process, the coefficient of thermal expansion (CTE) of the thermal release tape and lateral forces from the encapsulant can likely cause positional deviation of the semiconductor chips (that is, positions of the semiconductor chips are deviated from a chip areas), thereby adversely affecting the positional accuracy of the semiconductor chips. The larger the size of the carrier is, the more severe the positional deviation of the semiconductor chips becomes. As such, the electrical connection between the redistribution structure (RDL) and the semiconductor chips is adversely affected, and consequently the product yield is reduced.





# DIE SHIFT

Technical solutions found in patent to solve die shift issue for **chip-first** Fan-Out packaging

**REPORT  
SAMPLE**



## ❖ Use of an adhesive/fixing material



(filed in 2009, granted since 2014)

**An adhesive material is deposited as a plurality of islands or bumps on the carrier or active surface of the semiconductor die.**

The adhesive material is deposited on the carrier or active surface of the semiconductor die during the manufacturing process. The adhesive material can be deposited by printing, spin coating, or other methods. The adhesive material can be a polyvinyl chloride (PVC) adhesive, an epoxy adhesive, a polyimide adhesive, or a thermally curable adhesive. The adhesive material can be cured by light, heat, or other methods.



(filed in 2009, granted since 2014)

**Matched patterns and alignment slots to enhance structural stability and minimize any physical shift**


During the manufacturing process, the die is aligned with the carrier. The die is aligned with the carrier by using the matched patterns and alignment slots. The matched patterns and alignment slots can be formed on the carrier or the die. The matched patterns and alignment slots can be formed by etching, lithography, or other methods. The matched patterns and alignment slots can be formed by a metal, polymer, or other material. The matched patterns and alignment slots can be formed by a spray coating, a spin coating, or other methods.

# DIE SHIFT

Technical solutions found in patent to solve die shift issue for **chip-first** Fan-Out packaging


REPORT  
SAMPLE

## ❖ Use of an adaptive patterning of RDL



(filed in 2013, granted since 2015)

Counterparts in China and Singapore



(filed in 2010, granted since 2014)

Counterparts in China and Singapore

The **adapt**  
**Technologi**  
build-up st  
The **adapt**  
any structu  
build-up st  
RDL patter

The **adapt**  
measureme  
adaptive p  
measureme  
adaptive  
measureme  
patterning  
may be sim  
lot may be  
relative ori

REPORT  
SAMPLE

# IP PROFILE OF KEY PLAYERS




# TSMC (Taiwan Semiconductor Manufacturing Company)

## InFO technology




**REPORT  
SAMPLE**


TSMC has developed InFO (Integrated Fan-Out) technology as a key strategy of becoming a strong competitor in the InFO market of interest is PoP (Package on Package) technology that are always pushed by customer demand for smaller packages. TSMC as its supplier for its mobile application processors (AP) with a DRAM. TSMC is expected to be a major player in the InFO packaging. TSMC set an ambitious goal to develop InFO technology for die > 10x10 mm<sup>2</sup>) with high density applications (less than 1 mm for APE). InFO packaging is part of an offering but money loss on high value more customer.




Potential of InFO is very high and TSMC is positioning its technology in a packaging portfolio that can address wide variety of applications

Packaging product	Process features	Current status	L/S Features	No. of layers	Applications
InFO	<ul style="list-style-type: none"> <li>Integrated Cu via</li> <li>1<sup>st</sup> L-first approach</li> <li>1<sup>st</sup> L process</li> <li>1<sup>st</sup> L process for single die</li> <li>1<sup>st</sup> L process with 4 chips</li> <li>1<sup>st</sup> L process inductor</li> <li>1<sup>st</sup> L process</li> <li>1<sup>st</sup> L process design</li> </ul>	<p>Introduced in 2016 (Apple A10 processor)</p> <p>In volume production on 300mm</p>	<p>5/5μm (2016)</p> <p>2/2μm (2017)</p>	1-4	<p>Mobile application processor</p> <p>APE, baseband</p> <p>RFIC, PMIC</p>






Source: TSMC



Source: TSMC



- 1. The substrate is prepared with a pre-defined circuit pattern.
- 2. The substrate is coated with a photoresist layer.
- 3. The photoresist is exposed and developed to form a circuit pattern.
- 4. The circuit pattern is etched into the substrate.
- 5. The substrate is coated with a conductive layer.
- 6. The conductive layer is etched to form a circuit pattern.
- 7. The substrate is coated with a protective layer.
- 8. The protective layer is etched to form a circuit pattern.

# TSMC (Taiwan Semiconductor Manufacturing Company)


## IP profile in Fan-Out wafer level packaging





TSMC is the [redacted]

<b>patent portfolio</b>	<b>granted patents</b>
	<b>pending patent applications</b>
	, China
<b>IP leadership</b>	<b>prior art strength index</b>
granted patents (mainly [redacted]) pending patent applications (mainly in [redacted])	[redacted] t receiving a limited number of citations from [redacted]
<b>IP blocking potential</b>	<b>IP enforcement potential</b>
[redacted] received from a limited number of patent applicants (Amkor, [redacted], [redacted], Intel ...)	A noticeable proportion of [redacted] a high number of [redacted]
<b>technological coverage in patents</b>	
Chip-first Face-up   [redacted] Die shift   [redacted]	Multi-chip (MCM), PoP, [redacted]

Patent activity in the field of fan-out wafer level packaging




Broad geographic coverage of patents





The teardown of the **A10 application processor** has been performed by our partner **System Plus Consulting** ([TSMC Integrated Fan-Out \(inFO\) Package in Apple's A10 Application Processor](#) report, System Plus Consulting, October 2016). The technology analysis reveals some key features of the InFO package, such as the

**A10 package cross section.** Source: "TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor" report, System Plus Consulting, October 2016.



### Resistor under the AP

The resistors are integrated under the flip-chip in the last RDL.

Related TSMC's patent

[US20160143](#)

### Polymer layer

A thick polymer layer is used in the RDL. The polymer is only used in the RDL, and it contains a high concentration of copper.

Related TSMC's patents

[US20160176](#)

### Copper pillars

The copper pillars are formed by electro-chemical plating. The copper pillars are deposited on the substrate and then reflowed.

Related TSMC's patent

[US20160176](#)


# TSMC's InFO-PoP from Apple's A10 APE

XXXXXXXXXXXXXXXX



**REPORT  
SAMPLE**


Located within the InFO-PoP, the InFO-PoP is configured in a fan-out configuration and supported by an InFO-PoP.



SYSTEMPlus CONSULTING

500 μm


SEM view



Source: "TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor" report, System Plus Consulting, October 2016.

One TSMC's patents claims an InFO-PoP connected to a substrate using a fan-out structure.

US 9,312,122 B2



3420

The InFO-PoP is a fan-out wafer level package (FWLP) structure. It consists of a substrate, a fan-out layer, and a chip. The fan-out layer is used to connect the chip to the substrate. The InFO-PoP is supported by a fan-out structure. The InFO-PoP is configured in a fan-out configuration. The InFO-PoP is supported by an InFO-PoP.

TSMC holds at least 10 patent families on InFO-PoP structures. The patent families are related to the InFO-PoP structure. The patent families are related to the InFO-PoP structure.









# POLARIS INNOVATIONS (WILAN)

## Patents on fan-out wafer level packaging




**REPORT  
SAMPLE**



[Blurred text]

[Blurred text]

[Blurred text]



REPORT  
SAMPLE



KnowMade SARL  
2405 route des Dolines  
06902 Sophia Antipolis, France

[www.knowmade.com](http://www.knowmade.com)  
[contact@knowmade.fr](mailto:contact@knowmade.fr)